



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

U.S. Patent No. 6,750,701 *B2*) Serial No. 10/052,779
Inventor(s): Atsushi KAWASUMI) Filed: January 23, 2002
Issue Date: June 15, 2004) Attorney Docket No. 005405.00004

For: CURRENT MIRROR CIRCUIT AND CURRENT SOURCE CIRCUIT

REQUEST FOR CERTIFICATE OF CORRECTION

U.S. Patent and Trademark Office
Customer Service Window
Randolph Building, Mail Stop: Certificate of Correction Branch
401 Dulany Street
Alexandria, VA 22314

Certificate
MAR 24 2005
of Correction

Sir:

Pursuant to 35 U.S.C. § 254 and 37 C.F.R. § 1.322, this is a request for the issuance of a Certificate of Correction in the above-identified patent. Two (2) copies of PTO Form 1050 are appended. The complete Certificate of Correction involves one page.

The mistake identified in the appended Form occurred through no fault of the Applicant, as clearly disclosed by the records of the application, which matured into this patent. Enclosed for your convenience are the relevant portions of an Amendment which was filed December 13, 2002.

Issuance of the Certificate of Correction containing the correction is respectfully requested. Since this change is necessitated through no fault of the Applicant, no fee is believed to be associated with this request. Nonetheless, should the Patent and Trademark Office determine that a fee is required, please charge our Deposit Account No. 19-0733.

Respectfully submitted,

BANNER & WITCOFF, LTD.

By: _____

Christopher R. Glembocki
Registration No. 38, 800

Dated: March 16, 2005

1001 G Street, N.W. (11th Fl.)
Washington, D.C. 20001
(202) 824-3000

MAR 9 5 2005

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO.: 6,750,701 *B2*

DATED: June 15, 2004

INVENTOR(S): Atsushi KAWASUMI

It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In the claims: Column 10, Claim 4, Line 26
“PMQS” should be replaced with --PMOS--.

Mailing Address of Sender:

Banner & Witcoff, Ltd.
11th Floor
1001 G Street, N.W.
Washington, DC 20001-4597

U.S. PAT. NO 6,750,701

No. of add'l copies
@ 504 per page

Ψ



MAR 18 2005


PATENT DESIGN B&W Ref. 005405.00004 Date 12-13-02
 HAND CARRY Group/Section

HAND CARRY Group/Section _____ Bldg _____ Rm _____
Serial/Patent No. 10/052,779 Atty/Sec WFR/las
Inventor KAWASUMI Client Miyoshi
Title _____

The following has been received in the U.S. Patent and Trademark Office on the date stamped hereon:

16

PATENT APPLICATION



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application Of:

Atsushi Kawasumi

Appln. No.: 10/052,779

Filed: January 23, 2002

For: Current Mirror Circuit And Current
Source Circuit

) Group Art Unit: 2816

) Examiner: T. Cunningham

) Atty. Dkt. No. 005405.00004
Confirmation No.: 7218

The Honorable Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

**AMENDMENT ACCOMPANYING REQUEST FOR CONTINUED
EXAMINATION UNDER 37 C.F.R. § 1.114**

Pursuant to 37 C.F.R. § 1.114 and in response to the Final Office Action dated September 13, 2002, Applicant respectfully requests continued examination of this application. A separate Request for Continued Examination and the associated fees are filed concurrently herewith.

Prior to further examination, please amend the above-identified application as follows:

IN THE CLAIMS:

Please cancel claims 12-15 without prejudice or disclaimer.

Please amend claims 2, 9, 17, 19, 21, and 22 into the following form:

2. (Twice Amended) A current mirror circuit comprising:

a current source;

a first MOS transistor having a gate, a drain coupled to the gate and the current source, and a source coupled to a first power source;

at least one subtracter coupled to the drain of the first PMOS transistor and the second PMOS transistor, each subtracter configured to supply a voltage which is higher than the voltage V_g to the gate-source of each compensation PMOS transistor.

17. (Twice Amended) A current mirror circuit comprising:

a current source;

a first group of PMOS transistors connected in series, the first group of PMOS transistors including:

a first PMOS transistor having a gate, a drain coupled to the gate, and a source, wherein the source of the first PMOS transistor is coupled to a first power source, wherein the first PMOS transistor is defined as being electrically closest to the first power source in the first group of PMOS transistors, and

a second PMOS transistor having a gate, a drain coupled to the gate, and a source, wherein the drain of the second PMOS transistor is coupled to the current source, wherein the second PMOS transistor is defined as being electrically closest to the current source in the first group of PMOS transistors;

a second group of PMOS transistors connected in series, wherein the number of PMOS transistors in the second group of PMOS transistors is equal to the number of PMOS transistors in the first group of PMOS transistors, the second group of PMOS transistors including:

a third PMOS transistor having a gate coupled to the gate of the first PMOS transistor, a drain, and a source, wherein the source of the third PMOS transistor is coupled